


Overview

Module Description

The AMD Kria™ K24 system-on-module (SOM) is a compact embedded platform that integrates a custom-built AMD Zynq™ UltraScale+™ MPSoC that runs optimally (and exclusively) on the K24 SOM with LPDDR4 memory, nonvolatile storage devices, a security module, and an aluminum thermal heat enclosure. The SOM is designed to be plugged into a carrier card with solution-specific peripherals. Key target applications include motor control, industrial communications and robotics, among many others. The following figure shows the top-side and bottom-side connector view.

Figure 1: K24 SOM



X27912-032223

Ordering Information

Table 1: Ordering Information

Part Number	Device	Temperature Grade	ECC for LPDDR4	Description
SM-K24-XCL2GC	XCK24-C	Commercial	No ECC	K24C SOM
SM-K24-XCL2GI	XCK24-I	Industrial	With ECC	K24I SOM

AMD Adaptive Computing is creating an environment where employees, customers, and partners feel welcome and included. To that end, we're removing non-inclusive language from our products and related collateral. We've launched an internal initiative to remove language that could exclude people or reinforce historical biases, including terms embedded in our software and IPs. You may still find examples of non-inclusive language in our older products as we work to make these changes and align with evolving industry standards. Follow this [link](#) for more information.

Functional Overview and Block Diagram


The K24 SOM leverages the XCK24-UBVA530-2LV-C/XCK24-UBVA530-2LV-I, a custom-built Zynq UltraScale+ MPSoC that runs optimally (and exclusively) on the SOM. It provides an embedded processing system (PS) with tightly integrated programmable logic and a rich set of configurable I/O capabilities. The SOM hardware features include:

- Zynq UltraScale+ MPSoC (XCK24 in commercial (C) grade or industrial (I) grade)
- 2 GB 32-bit wide, 1066 Mb/s LPDDR4 memory, ECC support for I grade, no ECC support for C grade
- Integrated non-volatile memory devices
 - 512 Mb QSPI
 - 32 GB eMMC
 - 64 Kb EEPROM
- TPM2.0 security module
- One 240-pin connector and one 40-pin connector with access to user-configurable I/O. The 240-pin connector is backward compatible to the K26 SOM 240_1 connector:
 - PS MIO
 - PS-GTR transceivers
 - PS I2C platform control bus
 - PL HPIO
 - PL HDIO
 - Sideband platform signals
 - Power and power sequencing signals
- Integrated and flexible power design
 - SoC power supplies derived from a single +5V input
 - PL I/O supplies customized through carrier card defined power rails
- Compact mechanical size with integrated thermal interface plate

The following sections provide a more detailed description of:

- Functional interfaces and input/output
- MPSoC processing system (PS)
- MPSoC programmable logic (PL)
- Boot sources and storage devices
- Security features and module

Figure 2: K24 SOM Block Diagram



X27906-050823

Functional Interfaces

The K24 SOM provides a combination of fixed and user-defined functional interfaces. Each interface is implemented with one of the major systems within the MPSoC. The following table is a summary of the interfaces, and system association (PS or PL), with a description of their use.

Table 2: Interfaces Summary

Interface	Physical Location	Linked Subsystem	Functional Description
QSPI	MIO bank 500 MIO[5:0]	PS	SOM QSPI memory
SD	MIO bank 500 MIO[23:13]	PS	SOM eMMC memory, MIO[22:13] = eMMC, MIO[23] = eMMC reset
I2C	MIO bank 500 MIO[25:24]	PS	SOM power management, EEPROM, and carrier card extensible I2C bus
SPI	MIO bank 500 MIO[11:9], MIO[6]	PS	Isolated SPI interface for TPM 2.0 security module
Power management	MIO bank 501 MIO[34:32]	PS	Fixed PMU SOM based power management
Power management	MIO bank 501 MIO[31], MIO[35]	PS	MIO35_PMU_GPO and MIO31_PMU_GPI: Optional PMU I/O signals for use by a carrier card designer
MIO – user defined I/O	MIO bank 501 MIO[30:26], MIO[51:38]	PS	19 user-defined multiplexed CPU connected I/O pins
MIO – user defined I/O	MIO Bank 502 MIO[77:52]	PS	26 user-defined multiplexed CPU connected I/O pins
LPDDR4 memory controller	MIO bank 504	PS	SOM LPDDR4 memory
HDA	HDIO bank 26	PL	24 pins total, 23 available user-defined high-density input/output pins
HPA	HPIO bank 66	PL	User-defined high-performance input/output pins, 18 differential pin pairs and one single-ended pin
HPA	HPIO bank 65	PL	User-defined high-performance input/output pins, eight differential pin pairs, and three single-ended pins
PS-GTR transceivers	PS GTR 505	PS	Four lanes of user-defined high-speed serial transceivers

The K24 SOM provides a large number of flexible user-defined I/O that can be configured for various I/O standards and voltage levels. Voltage levels for each HDIO and HPIO bank can be customized by the SOM carrier card design to provide the application-required voltage rails to the corresponding I/O banks. See the [Supported I/O Standards](#) section for the I/O voltage rail pin definitions and corresponding decoupling requirements.

The K24 SOM provides PS-GTR transceivers to implement various high-speed protocols. The supported protocols are listed in the protocol tables of the *Zynq UltraScale+ MPSoC Data Sheet: DC and AC Switching Characteristics (DS925)*, and are described in the *Zynq UltraScale+ Device Technical Reference Manual (UG1085)* and *Zynq UltraScale+ MPSoC: Software Developers Guide (UG1137)*. The transceivers are configured via the AMD Vivado™ Design Suite.

Processing System

This section outlines the processing system (PS) resources. It includes:

- **APU:** Arm® Cortex®-A53 based application processing unit (APU) consisting of quad-core Cortex-A53 processors with an $F_{MAX} = 1333$ MHz, L2 cache, SIMD, VFP4 floating point, and cryptography extensions.
- **RPU:** Arm Cortex-R5F based real-time processing unit (RPU) consisting of dual-core Cortex-R5F processors with floating point unit support with an $F_{MAX} = 533$ MHz, able to operate in stand-alone and lock-step functions.
- **PMU:** Platform management unit for dedicated SOM power and subsystem management functions.
- **Dynamic memory controller (DDRC):** DDR memory controller with configurable quality-of-service configuration capabilities.
- **GPU:** Arm Mali™-400 MP2 based graphics processing unit with an $F_{MAX} = 600$ MHz.
- **System Monitor:** Built-in analog-digital-converter (ADC) with threshold checks for monitoring and reporting power supply and temperature conditions.
- **RTC:** Real-time clock for maintaining an accurate time base with optional battery backup through a carrier card pin.

The PS provides access to a number of integrated peripherals through multiplexed input/output (MIO) banks. The MPSoC has a total of three MIO banks. The SOM uses the first bank for the on-board peripherals, while the other two MIO banks are customizable and available through the SOM connector interface. All three MIO banks are powered by the SOM with a 1.8V power rail.

Refer to the *MIO Interfaces* table in the *Zynq UltraScale+ Device Technical Reference Manual (UG1085)* for more information on MIO usage for Zynq UltraScale+ MPSoCs. MIO mapping must comply with the Zynq UltraScale+ MPSoC design constraints and requirements.

MIO Banks

For MIO assignment, refer to the *MIO Table at a Glance* in *Zynq UltraScale+ Device Technical Reference Manual (UG1085)* for complete constraints.

Table 3: MIO Banks

MIO Banks													
Bank 500	0	1	2	3	4	5	6	7	8	9	10	11	12
	QSPI						SPI1	GPIO0		SPI1			GPIO0 ^{1.a}
	sclk_out	miso_mo1	mo2	mo3	mosi_mi0	n_ss_out	sclk_out	LED_DS35	LED_DS36	n_ss_out	miso	mosi	FW_UEn
	13	14	15	16	17	18	19	20	21	22	23	24	25
	eMMC (SD0)										GPIO0	I2C1	
	data[0]	data[1]	data[2]	data[3]	data[4]	data[5]	data[6]	data[7]	cmd_out	clk_out	eMMC_Rst	scl	sda
Bank 501	26	27	28	29	30	31	32	33	34	35	36	37	38
	User Defined					PMU_GPI ^{1.b}	Reserved ²	PMU_GPO ²	PMU_GPO ²	PMU_GPO ^{1.c}	UART1 ^{1.d}		User Defined
						MIO31_PMU_GPI		PL_Pwr_EN	PS_Pwr_En	MIO35_PMU_GPO	txd	rxd	
	39	40	41	42	43	44	45	46	47	48	49	50	51
	User Defined												

Table 3: MIO Banks (cont'd)

MIO Banks														
Bank 502	52	53	54	55	56	57	58	59	60	61	62	63	64	
	User Defined													
	65	66	67	68	69	70	71	72	73	74	75	76	77	
	User Defined													

Notes:

1. AMD carrier cards, their reference designs and software stacks use some MIO pins for special purposes as listed by pin. They are used in the released Linux image, image selector, image recovery, PMU firmware, and other firmware applications. Custom designs can choose to align the MIO pins to these optional default assignments to adopt these software features with minimal customization.
 - a. MIO12 is the firmware update enable pin
 - b. MIO31 is the hardware driven pin that is used as an input to the PMU, it can be mapped to PMU functionality (e.g., shutdown)
 - c. MIO35 is the PMU driven pin that can be mapped to PMU functionality (e.g., watchdog or reset)
 - d. MIO36 and MIO37 are the default Linux console interface pins
2. MIO32, MIO33, and MIO34 are reserved for the PMU. These pins are fixed in the SOM hardware design. The K24 SOM only implements MIO33 and MIO34.

MIO Peripherals

A number of peripherals are available within the MIO. The following is a summary of the interfaces that can be configured for your applications.

- **PS-GTR transceivers (x4):** Four dedicated PS-GTR receivers and transmitters with up to 6.0 Gb/s data rates supporting SGMII, tri-speed Ethernet, PCI Express® Gen2, serial ATA (SATA), USB3.0, and DisplayPort
- **Gigabit Ethernet MAC (GEM):** Four 10/100/1000 tri-speed GEM peripherals with IEEE Std 802.3 and IEEE Std 1588 revision 2.0 support
- **DisplayPort controller:** Provides a flexible display output with direct memory access (DMA), centralized buffer manager, rendering block, and audio mixer block.
- **CAN controller:** Two full CAN 2.0B, CAN 2.0A, and ISO 118981-1 standards compliant CAN bus interfaces.
- **USB controller:** Two USB 3.0/2.0 device, host, or OTG peripherals, each supporting up to 12 endpoints.
- **PCI Express controller:** Compliant with the PCI Express base specification 2.1 with support for x1, x2, or x4 line width at Gen1 (2.5 GT/s) or Gen2 (5 GT/s) rates.
- **SD/SDIO/eMMC controller:** One SD 3.00, SDIO 3.0, and eMMC4.51 compliant controller can be used as a carrier card peripheral from MIO[22:13], the other eMMC controller is reserved for the eMMC on the SOM.
- **UART controller:** Zynq UltraScale+ MPSoC provides two high-speed UART controllers (up to 1 Mb/s).
- **SPI controller:** One SPI port is reserved for the trusted platform module on the SOM and one full-duplex SPI port (with three peripheral chip selects) is available for the carrier card peripheral.
- **SATA Host controller:** Supports up to two channels at 1.5, 3.0, and 6.0 Gb/s data rates as defined by the SATA specification, revision 3.1
- **I2C controller:** Master and slave I2C interface with support for multi-master designs and clock rates up to 400 Kb/s.

I2C Bus Interface

The PS hosts the SOM I2C platform management bus for interfacing with supporting SOM peripherals. These devices are summarized in the following table. The PS I2C bus interface can be extended on a carrier card, but must not introduce address conflicts. The following table defines the K24 SOM I2C device addresses in 7-bit format.

Table 4: SOM I2C Interface Addresses

I2C 7-bit Address	Description
0x50, 0x58	SOM EEPROM
0x51, 0x59	SOM240_1 connector, intended for EEPROM on carrier card
0x30, 0x31	DA9062 PMIC
0x33	DA9131 PMIC
0x68	PL power domain monitor
0x70	PS power domain monitor

Programmable Logic

The K24 SOM includes a custom-built Zynq UltraScale+ MPSoC (XCK24), that runs optimally (and exclusively) on the K24 SOM and includes a flexible and extensible programmable logic system (PL). The PL resources are summarized in the following table.

Table 5: PL Resources

Resource	K24 SOM	Description
System logic cells	154,350	Programmable logic cells for available
CLB flip-flops	141,120	Configurable logic block (CLB): Total number of flip-flops
CLB LUTs	70,560	Configurable logic block: Total number of look-up tables
Distributed RAM (Mb)	1.8	Distributed memory
Block RAM	216	Number of 36 Kb block RAMs
Block RAM (Mb)	7.6	Total block RAM memory footprint
UltraRAM blocks	0	288 Kb dual-port, 72-bit-wide memory with error correction
DSP slices	360	27 x 18 signed multiplier with 48-bit adder/accumulator
Video Codec	0	H.264 and H.265 supported simultaneous encode/decode
CMTs	3	Clock management tile
HDIO	23	High-density I/O supports 1.2V to 3.3V rails
HPIO	56	High-performance I/O differential pairs supports 1.0V to 1.8V rails
GTH transceivers	0	High-speed transceivers

Boot Sources and Storage Devices

The K24 SOM includes two nonvolatile storage boot devices, a QSPI flash memory, and an eMMC flash memory. The primary boot device is selected by tying the MODE[3:0] pins to the desired value on your carrier card. The boot-mode pins are made available at the SOM connector to allow flexibility in defining the boot device. The boot-mode configurations for using QSPI or eMMC are shown in the following table. Other boot-mode options can be introduced based on your carrier card design. See the *Zynq UltraScale+ Device Technical Reference Manual* ([UG1085](#)) for the full set of boot-mode definitions. Reference the *Kria SOM Carrier Card Design Guide* ([UG1091](#)) for details on strapping the boot-mode resistors.

Table 6: Boot Mode Pins and Location

Boot Mode	PS_Mode Pins[3:0]	Physical Pin Location
Quad-SPI (32 bit)	0010	MIO[5:0]
eMMC	0110	MIO[22:13]

The K24 SOM provides two storage devices to enable a primary/secondary boot process with isolation between boot firmware and operating system (OS) storage, or similar device firmware segmentation. As an example of a supported hierarchical boot process, the SOM boot mode can be set to QSPI as the primary boot device, which contains the power-on boot firmware, and then the power-on boot loader (e.g., U-Boot) loads the OS from the eMMC secondary boot device.

Security Features

The K24 SOM provides two levels of security with dedicated hardware built into the MPSoC and an on-board trusted platform module (TPM) device. Together they enable implementation of tamper monitoring, secure boot, measured boot, and hardware accelerated cryptographic functions.

The K24 SOM includes the following security features:

- Encryption and authentication of configuration files
- Hardened crypto-accelerators available for user applications
- Secure methods for storing cryptographic keys via eFUSEs
- Methods for detecting and responding to device tamper events

MPSoCs have a dedicated configuration security unit (CSU), which is used for supporting secure boot, tamper monitoring, secure key storage, and cryptographic hardware acceleration. See the *Security* chapter in the *Zynq UltraScale+ Device Technical Reference Manual* ([UG1085](#)) for implementation details. The cryptographic accelerators available on the MPSoC are as follows:

- SHA-3/384
- AES-GCM-256
- RSA exponential multiplier

The CSU, an internal on-chip memory (OCM), and flexible key storage provide hardware root of trust mechanisms for implementing secure boot within the MPSoC. The hardware capabilities support authenticated and encrypted protections for boot and associated configuration files.

After ensuring the initial boot integrity of the device, the CSU then acts as a centralized tamper monitoring and response controller using the MPSoC integrated system monitor (SYSMON) for measuring and implementing voltage and temperature alarms and configurations. Various alarms and set points can be configured as defined in the *Zynq UltraScale+ Device Technical Reference Manual* ([UG1085](#)).

The MPSoC includes a key management infrastructure supporting battery-backed RAM (BBRAM), eFUSE, embedded boot keys, and device family keys. When BBRAM is required, battery backup must be provided on the carrier card. Additional details on the key management functions of the MPSoC are outlined in the *Zynq UltraScale+ Device Technical Reference Manual* ([UG1085](#)).

The MPSoC contains a 96-bit unique, nonvolatile device identifier called the device DNA that is permanently programmed in the MPSoC. The SOM EEPROM also contains a unique identifier (UID), programmed at the time of SOM manufacturing. These unique identifiers support the implementation over-the-air (OTA) device enrollment and attestation functionality.

The MPSoC eFUSEs allow permanent enable or disable of specific features to protect deployed systems. A complete list of these capabilities is outlined in the *Zynq UltraScale+ Device Technical Reference Manual* ([UG1085](#)). Two commonly used features are:

- **RSA_EN**: Forces every device boot to be authenticated via RSA
- **JTAG_DIS**: Disables JTAG

In addition to the MPSoC security features, the SOM has an Infineon OPTIGA TPM device that is compliant with the trusted computing group (TCG) TPM 2.0 standard. This TPM 2.0 device enables hardware-based security for remote attestation, measured boot, and other secure cryptographic functions. The TPM reset is connected to the PS_POR_L pin. AMD does not preload the TPM, it only contains the Infineon factory-programmed endorsement key.

Electrical Specifications

This section describes the electrical interfaces and connections available on the SOM to use with your carrier card design.

SOM Connector Overview

The K24 SOM uses one 240-pin connectors and one 40-pin connector to provide electrical connectivity between the SOM and the carrier card. These two connectors are referred to as SOM240_1 and SOM40. The SOM240_1 connector is backward compatible with SOM240_1 connector on the K26 SOM.

The SOM240_1 connector uses the Samtec 0.635 mm AcceleRate HD high-density 4-row, 60 position connector set. The part number for the socket ([ADF6-60-03.5-L-4-2-A](#)) is used on the bottom side of the SOM. The part number for the terminal ([ADM6-60-01.5-L-4-2-A](#)) is for use on the carrier card.

The SOM40 connector uses the Samtec 0.635 mm AcceleRate (R) HD high-density 4-row, 10 position connector set. The part number for the socket ([ADF6-10-03.5-L-4-2-A](#)) is used on the bottom side of the SOM. The part number for the terminal ([ADM6-10-01.5-L-4-2-A](#)) is for use on the carrier card.

Note: Contact your Samtec distributor for more information.

The SOM240_1 and SOM40 connectors provide support for following interfaces.

- Control and status signals
- Multiplexed I/O (MIO) bank
- PS-GTR high-speed serial transceiver signals
- High-performance I/O (HPIO) bank signals
- High-density I/O (HDIO) bank signals
- Power system

Supported I/O Standards

The K24 SOM supports all I/O standards supported by the respective bank that a signal is connected to with the exception of I/O standards that require a reference voltage (V_{REF}). For more information, refer to the *UltraScale Architecture SelectIO Resources User Guide* ([UG571](#)).

During power-up and configuration, internal pull-up resistors are disabled and each SelectIO™ pin is set to tri-state.

The K24 SOM is built with the XCK24-UBVA530-2LV device; which has a -2 speed grade and is an LV device (operates at $V_{CCINT} = 0.72V$). Consult the corresponding I/O speed tables in *Zynq UltraScale+ MPSoC Data Sheet: DC and AC Switching Characteristics* ([DS925](#)) for the definition of maximum data rates.

DCI—VRP Termination

The Kria SOM design leverages the AMD Zynq™ UltraScale+™ MPSoCs with InFO package (XCK24-UBVA530-2LV) for a physically smaller packaging and SOM size. This allows product development to reduce PCB size through internally controlling the impedance of I/O pins, removing the need for external termination resistors. DCI configuration is only used on HP I/O banks within the MPSoCs.

For more information on DCI, see the *UltraScale Architecture SelectIO Resources User Guide (UG571)*, with specific attention to the *DCI—Only Available in the HP I/O Banks* and *VRP External Resistance Design Migration Guidelines* topics. The has two HP I/O banks. The following table defines the VRP configuration for each bank. The value of 240Ω was chosen based upon the previous references.

Table 7: VRP Resistor Selection

Pin	Name	Value
M4	IO_T0U_N12_VRP_65	240Ω
E4	IO_T0U_N12_VRP_66	240Ω

Signal Naming Conventions

For signal to connector mapping in text format, see the relevant XDC and trace delay files. These files provide the AMD Zynq™ UltraScale+™ MPSoC constraints and package pin name to SOM240_1 and SOM40 mapping. The SOM240 and SOM40 connectors adopt the naming conventions outlined in the following table.

Table 8: Signal Naming Conventions

Signal	Description
Module (M)	The SOM, in this case the K24 SOM.
Carrier card (C)	The board that the SOM is plugged into is called the carrier card.
C2M	Signal names with C2M indicate that the signal is driven by the carrier card and received by the SOM.
M2C	Signal names with M2C indicate that the signal is driven by the SOM and received by the carrier card.
P	The postfix P on differential signal pairs indicates the positive component of a differential signal.
N	The postfix N on differential signal pairs indicates the negative component of a differential signal.
_P	The postfix _P on differential signal pairs indicates the positive component of a differential signal. Used on PS-GTR signals on SOM240.
_N	The postfix _N on differential signal pairs indicates the negative component of a differential signal. Used on PS-GTR signals on SOM240.
_L or _B	The postfix _L on a single-ended signal indicates an active-Low signal. This is used for the connector pinouts only. The postfix _B is also used to indicate an active-Low signal.

Table 9: Legend for Connector Pinouts

Example	Connector	Function
GND	Both SOM240_1 and SOM40	Ground pins
VCC_SOM	Both SOM240_1 and SOM40	Power connection pins
MIO35	SOM240_1	MIO 501 bank pins
MIO58	SOM240_1	MIO 502 bank pins
JTAG_TMS_C2M	SOM240_1	Configuration and control pins
GTR_DP1_M2C_P	SOM240_1	PS-GTR transceiver pins
HDA00_CC	SOM240_1 and SOM40	HDA pins
HPA06_P or HPA22P	SOM240_1 and SOM40	HPA pins for bank 66
HPA16_P or HPA18P	SOM40	HPA pins for bank 65

Refer to the *Zynq UltraScale+ Device Packaging and Pinouts Product Specification User Guide (UG1075)* for more information on pin types.

Table 10: Legend for Pin Types

Example	Definition
GC	Global clock
HDGC	Global clock
VRP	DCI voltage reference resistor
QBC	Byte lane clock
DBC	Byte lane clock
SMBA	SMBAlert output
PU18_10	10.0 kΩ pull-up resistor to VCC_PS_1V80 on the SOM
PU18_2p2	2.21 kΩ pull-up resistor to VCC_PS_1V80 on the SOM
PU18_4p7	4.7 kΩ pull-up resistor to VCC_PS_1V80 on the SOM
PU50	10.0 kΩ pull-up resistor to VCC_5V0 on the SOM
PD50	49.9 kΩ pull-down resistor from VCC_5V0 on the SOM
AC01UF	AC coupled with 0.01 μF capacitor on the SOM

SOM240_1 Connector Pinout

The SOM240_1 connector provides access to two MIO banks (MIO501, MIO502), HPIO bank 65 (HPA), HDIO bank 26 (HDA), and the PS-GTR transceivers (MIO505). It also provides sideband signals for configuration and operation of the board. For additional pin definitions see the [K24 SOM XDC file](#).

Table 11: SOM240_1 Connector Pinout

Connector Row/Pin Number	A	B	C	D
1	VCC_BATT	HPA05_CCP	GND	VCCO_HPA
2	GND	HPA05_CCN	GND	VCCO_HPA
3	HPA06P	GND	HPA00_CCP_CLK	GND

Table 11: SOM240_1 Connector Pinout (cont'd)

Connector Row/Pin Number	A	B	C	D
4	HPA06N	HPA04P	HPA00_CCN	HPA02P
5	GND	HPA04N	GND	HPA02N
6	HPA_CLK0P_CLK	GND	HPA03P	GND
7	HPA_CLK0N	HPA07P_CLK	HPA03N	HPA01P
8	GND	HPA07N	GND	HPA01N
9	HPA12P_CLK	GND	HPA08P	GND
10	HPA12N	HPA11P_CLK	HPA08N	HPA09P
11	GND	HPA11N	GND	HPA09N
12	HPA13P	GND	HPA10_CCP_CLK	GND
13	HPA13N	VCCO_HDA	HPA10_CCN	HPA14P
14	GND	VCCO_HDA	GND	HPA14N
15	HDA09	GND	PS_POR_B	GND
16	HDA10	HDA03	PS_SRST_C2M_B	HDA00_CC
17	HDA11	HDA04	GND	HDA01
18	GND	HDA05	HDA06	HDA02
19	VCCOEN_PS_M2C	GND	HDA07	GND
20	VCCOEN_PL_M2C	HDA15	HDA08_CC	HDA12
21	GND	HDA16_CC	GND	HDA13
22	JTAG_TMS_C2M	HDA17	HDA18	HDA14
23	JTAG_TDO_M2C	GND	HDA19	GND
24	JTAG_TDI_C2M	PS_ERROR_OUT_M2C	HDA20	PWRGD_FPD_M2C
25	JTAG_TCK_C2M	PS_ERROR_STATUS_M2C	GND	PWRGD_LPD_M2C
26	GND	PWROFF_C2M_B	MIO24_I2C_SCK	PWRGD_PL_M2C
27	MODE0_C2M	GND	MIO25_I2C_SDA	GND
28	MODE1_C2M	MIO35	MIO12_FWUEN_C2M_B	MIO26
29	MODE2_C2M	MIO36	GND	MIO27
30	MODE3_C2M	MIO37	MIO29	MIO28
31	Reserved	GND	MIO30	GND
32	Reserved	MIO38	MIO31	MIO44
33	GND	MIO39	GND	MIO45
34	MIO41	MIO40	MIO47	MIO46
35	MIO42	GND	MIO48	GND
36	MIO43	MIO50	MIO49	MIO52
37	GND	MIO51	GND	MIO53
38	MIO61	Reserved	MIO55	MIO54
39	MIO62	GND	MIO56	GND
40	MIO63	MIO58	MIO57	MIO64
41	GND	MIO59	GND	MIO65
42	MIO73	MIO60	MIO67	MIO66
43	MIO74	GND	MIO68	GND

Table 11: SOM240_1 Connector Pinout (cont'd)

Connector Row/Pin Number	A	B	C	D
44	MIO75	MIO70	MIO69	MIO76
45	GND	MIO71	Reserved	MIO77
46	GND	MIO72	GND	Reserved
47	GTR_DP1_M2C_P	GND	GTR_REFCLK0_C2M_P	GND
48	GTR_DP1_M2C_N	GND	GTR_REFCLK0_C2M_N	GND
49	GND	GTR_REFCLK1_C2M_P	GND	GTR_DP3_C2M_P
50	GND	GTR_REFCLK1_C2M_N	GND	GTR_DP3_C2M_N
51	GTR_REFCLK3_C2M_P	GND	GTR_DP3_M2C_P	GND
52	GTR_REFCLK3_C2M_N	GND	GTR_DP3_M2C_N	GND
53	GND	GTR_DP2_C2M_P	GND	GTR_REFCLK2_C2M_P
54	GND	GTR_DP2_C2M_N	GND	GTR_REFCLK2_C2M_N
55	GTR_DP0_C2M_P	GND	GTR_DP1_C2M_P	GND
56	GTR_DP0_C2M_N	GND	GTR_DP1_C2M_N	GND
57	GND	GTR_DP0_M2C_P	GND	GTR_DP2_M2C_P
58	GND	GTR_DP0_M2C_N	GND	GTR_DP2_M2C_N
59	VCC_SOM	GND	VCC_SOM	GND
60	VCC_SOM	VCC_SOM	VCC_SOM	VCC_SOM

SOM240_1 Signal Names and Descriptions

See the *Zynq UltraScale+ Device Packaging and Pinouts Product Specification User Guide (UG1075)* for further pin descriptions.

Table 12: SOM240_1 Signal Pins

Pin Number	Pin Type	Signal Name	Signal Description
Connector Row A			
A1		VCC_BATT	PS BBRAM and real-time clock (RTC) supply voltage, requires external battery. Connect to GND when battery is not used.
A2		GND	Ground, connect to carrier card ground plane
A3		HPA06P	HPIO on bank 65
A4		HPA06N	HPIO on bank 65
A5		GND	Ground, connect to carrier card ground plane
A6	GC	HPA_CLK0P_CLK	HPIO global clock pin on bank 65
A7	GC	HPA_CLK0N	HPIO global clock pin on bank 65
A8		GND	Ground, connect to carrier card ground plane
A9		HPA12P_CLK	HPIO on bank 65
A10		HPA12N	HPIO on bank 65
A11		GND	Ground, connect to carrier card ground plane
A12	QBC	HPA13P	HPIO on bank 65
A13	QBC	HPA13N	HPIO on bank 65

Table 12: SOM240_1 Signal Pins (cont'd)

Pin Number	Pin Type	Signal Name	Signal Description
A14		GND	Ground, connect to carrier card ground plane
A15	HDGC	HDA09	HDIO on bank 26
A16		HDA10	HDIO on bank 26
A17		HDA11	HDIO on bank 26
A18		GND	Ground, connect to carrier card ground plane
A19	PD50	VCCOEN_PS_M2C	Indication to turn on power for PS I/O peripherals on the carrier card
A20	PD50	VCCOEN_PL_M2C	Indication to turn on power for PL /IO peripherals on the carrier card
A21		GND	Ground, connect to carrier card ground plane
A22	PU18_4p7	JTAG_TMS_C2M	JTAG mode select
A23	PU18_4p7	JTAG_TDO_M2C	JTAG data out
A24	PU18_4p7	JTAG_TDI_C2M	JTAG data in
A25	PU18_4p7	JTAG_TCK_C2M	JTAG clock
A26		GND	Ground, connect to carrier card ground plane
A27	PU18_4p7	MODE0_C2M	PS mode bit 0
A28	PU18_4p7	MODE1_C2M	PS mode bit 1
A29	PU18_4p7	MODE2_C2M	PS mode bit 2
A30	PU18_4p7	MODE3_C2M	PS mode bit 3
A31		Reserved	No connect on the SOM
A32		Reserved	No connect on the SOM
A33		GND	Ground, connect to carrier card ground plane
A34		MIO41	PS MIO signal on bank 501
A35		MIO42	PS MIO signal on bank 501
A36		MIO43	PS MIO signal on bank 501
A37		GND	Ground, connect to carrier card ground plane
A38		MIO61	PS MIO signal on bank 502
A39		MIO62	PS MIO signal on bank 502
A40		MIO63	PS MIO signal on bank 502
A41		GND	Ground, connect to carrier card ground plane
A42		MIO73	PS MIO signal on bank 502
A43		MIO74	PS MIO signal on bank 502
A44		MIO75	PS MIO signal on bank 502
A45		GND	Ground, connect to carrier card ground plane
A46		GND	Ground, connect to carrier card ground plane
A47		GTR_DP1_M2C_P	PS-GTR lane 1 TX, bank 505
A48		GTR_DP1_M2C_N	PS-GTR lane 1 TX, bank 505
A49		GND	Ground, connect to carrier card ground plane
A50		GND	Ground, connect to carrier card ground plane
A51	AC01UF	GTR_REFCLK3_C2M_P	PS-GTR REFCLK3 input, bank 505
A52	AC01UF	GTR_REFCLK3_C2M_N	PS-GTR REFCLK3 input, bank 505
A53		GND	Ground, connect to carrier card ground plane
A54		GND	Ground, connect to carrier card ground plane
A55		GTR_DP0_C2M_P	PS-GTR lane 0 RX, bank 505

Table 12: SOM240_1 Signal Pins (cont'd)

Pin Number	Pin Type	Signal Name	Signal Description
A56		GTR_DP0_C2M_N	PS-GTR lane 0 RX, bank 505
A57		GND	Ground, connect to carrier card ground plane
A58		GND	Ground, connect to carrier card ground plane
A59		VCC_SOM	SOM main supply voltage, +5V
A60		VCC_SOM	SOM main supply voltage, +5V
Connector Row B			
B1	QBC	HPA05_CCP	HPIO clock-capable pin on bank 65
B2	QBC	HPA05_CCN	HPIO clock-capable pin on bank 65
B3		GND	Ground, connect to carrier card ground plane
B4		HPA04P	HPIO on bank 65
B5		HPA04N	HPIO on bank 65
B6		GND	Ground, connect to carrier card ground plane
B7		HPA07P_CLK	HPIO on bank 65
B8		HPA07N	HPIO on bank 65
B9		GND	Ground, connect to carrier card ground plane
B10	GC	HPA11P_CLK	HPIO on bank 65
B11	GC	HPA11N	HPIO on bank 65
B12		GND	Ground, connect to carrier card ground plane
B13		VCCO_HDA	HDA I/O voltage rail, 1.2V to 3.3V
B14		VCCO_HDA	HDA I/O voltage rail, 1.2V to 3.3V
B15		GND	Ground, connect to carrier card ground plane
B16		HDA03	HDIO on bank 26
B17		HDA04	HDIO on bank 26
B18		HDA05	HDIO on bank 26
B19		GND	Ground, connect to carrier card ground plane
B20		HDA15	HDIO on bank 26
B21	HDGC	HDA16_CC	HDIO clock-capable pin on bank 26
B22	HDGC	HDA17	HDIO on bank 26
B23		GND	Ground, connect to carrier card ground plane
B24		PS_ERROR_OUT_M2C	PS error indication from SOM
B25		PS_ERROR_STATUS_M2C	PS error status from SOM
B26	PU50	PWROFF_C2M_B	Control signal to turn off all power rails on the SOM
B27		GND	Ground, connect to carrier card ground plane
B28		MIO35	PS MIO signal on bank 501. Optional use as PMU output.
B29		MIO36	PS MIO signal on bank 501. Optional use as PMU output. Default use as UART TXD in the released Kria PetaLinux BSPs.
B30		MIO37	PS MIO signal on bank 501. Optional use as PMU output. Default use as UART RXD in the released Kria PetaLinux BSPs.
B31		GND	Ground, connect to carrier card ground plane
B32		MIO38	PS MIO signal on bank 501
B33		MIO39	PS MIO signal on bank 501
B34		MIO40	PS MIO signal on bank 501

Table 12: SOM240_1 Signal Pins (cont'd)

Pin Number	Pin Type	Signal Name	Signal Description
B35		GND	Ground, connect to carrier card ground plane
B36		MIO50	PS MIO signal on bank 501
B37		MIO51	PS MIO signal on bank 501
B38		Reserved	Not connected to SOM connector
B39		GND	Ground, connect to carrier card ground plane
B40		MIO58	PS MIO signal on bank 502
B41		MIO59	PS MIO signal on bank 502
B42		MIO60	PS MIO signal on bank 502
B43		GND	Ground, connect to carrier card ground plane
B44		MIO70	PS MIO signal on bank 502
B45		MIO71	PS MIO signal on bank 502
B46		MIO72	PS MIO signal on bank 502
B47		GND	Ground, connect to carrier card ground plane
B48		GND	Ground, connect to carrier card ground plane
B49	AC01UF	GTR_REFCLK1_C2M_P	PS-GTR REFCLK1 input, bank 505
B50	AC01UF	GTR_REFCLK1_C2M_N	PS-GTR REFCLK1 input, bank 505
B51		GND	Ground, connect to carrier card ground plane
B52		GND	Ground, connect to carrier card ground plane
B53		GTR_DP2_C2M_P	PS-GTR lane 2 RX, bank 505
B54		GTR_DP2_C2M_N	PS-GTR lane 2 RX, bank 505
B55		GND	Ground, connect to carrier card ground plane
B56		GND	Ground, connect to carrier card ground plane
B57		GTR_DP0_M2C_P	PS-GTR lane 0 TX, bank 505
B58		GTR_DP0_M2C_N	PS-GTR lane 0 TX, bank 505
B59		GND	Ground, connect to carrier card ground plane
B60		VCC_SOM	SOM main supply voltage, +5V
Connector Row C			
C1		GND	Ground, connect to carrier card ground plane
C2		GND	Ground, connect to carrier card ground plane
C3	DBC	HPA00_CCP_CLK	HPIO clock-capable pin on bank 65
C4	DBC	HPA00_CCN	HPIO clock-capable pin on bank 65
C5		GND	Ground, connect to carrier card ground plane
C6	DBC	HPA03P	HPIO on bank 65
C7	DBC	HPA03N	HPIO on bank 65
C8		GND	Ground, connect to carrier card ground plane
C9	QBC	HPA08P	HPIO on bank 65
C10	QBC	HPA08N	HPIO on bank 65
C11		GND	Ground, connect to carrier card ground plane
C12	GC, QBC	HPA10_CCP_CLK	HPIO clock-capable pin on bank 65
C13	GC, QBC	HPA10_CCN	HPIO clock-capable pin on bank 65
C14		GND	Ground, connect to carrier card ground plane

Table 12: SOM240_1 Signal Pins (cont'd)

Pin Number	Pin Type	Signal Name	Signal Description
C15	PU18_4p7	PS_POR_B	PS power-on reset driven by the carrier card. When deasserted, the PS begins the boot process.
C16	PU18_4p7	PS_SRST_C2M_B	PS system reset driven by the carrier card. When asserted, forces the PS to enter the system reset sequence.
C17		GND	Ground, connect to carrier card ground plane
C18		HDA06	HDIO on bank 26
C19		HDA07	HDIO on bank 26
C20	HDGC	HDA08_CC	HDIO clock-capable pin on bank 26
C21		GND	Ground
C22		HDA18	HDIO on bank 26
C23		HDA19	HDIO on bank 26
C24		HDA20	HDIO on bank 26
C25		GND	Ground, connect to carrier card ground plane
C26	PU18_2p2	MIO24_I2C_SCK	PS I2C clock output, bank 500
C27	PU18_2p2	MIO25_I2C_SDA	PS I2C serial data, bank 500
C28	PU18_10	MIO12_FWUEN_C2M_B	PS MIO signal on bank 500. Optional default use as firmware update enable indication in the released Kria PetaLinux BSPs.
C29		GND	Ground, connect to carrier card ground plane
C30		MIO29	PS MIO signal on bank 501. Optional use as PMU input.
C31		MIO30	PS MIO signal on bank 501. Optional use as PMU input.
C32		MIO31	PS MIO signal on bank 501. Optional use as PMU input.
C33		GND	Ground, connect to carrier card ground plane
C34		MIO47	PS MIO signal on bank 501
C35		MIO48	PS MIO signal on bank 501
C36		MIO49	PS MIO signal on bank 501
C37		GND	Ground, connect to carrier card ground plane
C38		MIO55	PS MIO signal on bank 502
C39		MIO56	PS MIO signal on bank 502
C40		MIO57	PS MIO signal on bank 502
C41		GND	Ground, connect to carrier card ground plane
C42		MIO67	PS MIO signal on bank 502
C43		MIO68	PS MIO signal on bank 502
C44		MIO69	PS MIO signal on bank 502
C45		Reserved	No connect on the SOM
C46		GND	Ground, connect to carrier card ground plane
C47	AC01UF	GTR_REFCLK0_C2M_P	PS-GTR REFCLK0 input, bank 505
C48	AC01UF	GTR_REFCLK0_C2M_N	PS-GTR REFCLK0 input, bank 505
C49		GND	Ground, connect to carrier card ground plane
C50		GND	Ground, connect to carrier card ground plane
C51		GTR_DP3_M2C_P	PS-GTR lane 3 TX, bank 505
C52		GTR_DP3_M2C_N	PS-GTR lane 3 TX, bank 505
C53		GND	Ground, connect to carrier card ground plane
C54		GND	Ground, connect to carrier card ground plane

Table 12: SOM240_1 Signal Pins (cont'd)

Pin Number	Pin Type	Signal Name	Signal Description
C55		GTR_DP1_C2M_P	PS-GTR lane 1 RX, bank 505
C56		GTR_DP1_C2M_N	PS-GTR lane 1 RX, bank 505
C57		GND	Ground, connect to carrier card ground plane
C58		GND	Ground, connect to carrier card ground plane
C59		VCC_SOM	SOM main supply voltage, +5V
C60		VCC_SOM	SOM main supply voltage, +5V
Connector Row D			
D1		VCCO_HPA	HPA I/O voltage rail, 1.0V to 1.8V
D2		VCCO_HPA	HPA I/O voltage rail, 1.0V to 1.8V
D3		GND	Ground, connect to carrier card ground plane
D4		HPA02P	HPIO on bank 65
D5		HPA02N	HPIO on bank 65
D6		GND	Ground, connect to carrier card ground plane
D7		HPA01P	HPIO on bank 65
D8		HPA01N	HPIO on bank 65
D9		GND	Ground, connect to carrier card ground plane
D10	GC	HPA09P	HPIO on bank 65
D11	GC	HPA09N	HPIO on bank 65
D12		GND	Ground, connect to carrier card ground plane
D13		HPA14P	HPIO on bank 65
D14		HPA14N	HPIO on bank 65
D15		GND	Ground, connect to carrier card ground plane
D16	HDGC	HDA00_CC	HDIO clock-capable pin on bank 26
D17	HDGC	HDA01	HDIO on bank 26
D18		HDA02	HDIO on bank 26
D19		GND	Ground, connect to carrier card ground plane
D20	HDGC	HDA12	HDIO on bank 26
D21	HDGC	HDA13	HDIO on bank 26
D22		HDA14	HDIO on bank 26
D23		GND	Ground, connect to carrier card ground plane
D24	PD50	PWRGD_FPD_M2C	Power good indication for PS FPD power rails
D25	PD50	PWRGD_LPD_M2C	Power good indication for PS LPD power rails
D26	PD50	PWRGD_PL_M2C	Power good indication for all PL power rails
D27		GND	Ground, connect to carrier card ground plane
D28		MIO26	PS MIO signal on bank 501. Optional use as PMU input.
D29		MIO27	PS MIO signal on bank 501. Optional use as PMU input.
D30		MIO28	PS MIO signal on bank 501. Optional use as PMU input.
D31		GND	Ground, connect to carrier card ground plane
D32		MIO44	PS MIO signal on bank 501
D33		MIO45	PS MIO signal on bank 501
D34		MIO46	PS MIO signal on bank 501
D35		GND	Ground, connect to carrier card ground plane

Table 12: SOM240_1 Signal Pins (cont'd)

Pin Number	Pin Type	Signal Name	Signal Description
D36		MIO52	PS MIO signal on bank 502
D37		MIO53	PS MIO signal on bank 502
D38		MIO54	PS MIO signal on bank 502
D39		GND	Ground, connect to carrier card ground plane
D40		MIO64	PS MIO signal on bank 502
D41		MIO65	PS MIO signal on bank 502
D42		MIO66	PS MIO signal on bank 502
D43		GND	Ground, connect to carrier card ground plane
D44		MIO76	PS MIO signal on bank 502
D45		MIO77	PS MIO signal on bank 502
D46		Reserved	No connect on the SOM
D47		GND	Ground, connect to carrier card ground plane
D48		GND	Ground, connect to carrier card ground plane
D49		GTR_DP3_C2M_P	PS-GTR lane 3 RX, bank 505
D50		GTR_DP3_C2M_N	PS-GTR lane 3 RX, bank 505
D51		GND	Ground, connect to carrier card ground plane
D52		GND	Ground, connect to carrier card ground plane
D53	AC01UF	GTR_REFCLK2_C2M_P	PS-GTR REFCLK2 input, bank 505
D54	AC01UF	GTR_REFCLK2_C2M_N	PS-GTR REFCLK2 input, bank 505
D55		GND	Ground, connect to carrier card ground plane
D56		GND	Ground, connect to carrier card ground plane
D57		GTR_DP2_M2C_P	PS-GTR lane 2 TX, bank 505
D58		GTR_DP2_M2C_N	PS-GTR lane 2 TX, bank 505
D59		GND	Ground, connect to carrier card ground plane
D60		VCC_SOM	SOM main supply voltage, +5V

SOM40 Connector Pinout

The SOM40 connector provides access to two HPIO bank 65 (HPA), HPIO bank 66 (HPA), and HDIO bank 26 (HDA). For additional pin definitions see the [K24 SOM XDC file](#).

Table 13: SOM40 Connector Pinout

Connector Row/Pin Number	A	B	C	D
1	HPA16P_CLK	GND	HPA15_CCP	GND
2	HPA16N	HPA18P	HPA15_CCN	HPA17P
3	GND	HPA18N	GND	HPA17N
4	HPA20_CCP_CLK	GND	HPA19P	GND
5	HPA20_CCN	HPA22P	HPA19N	HPA21P_CLK
6	GND	HPA22N	GND	HPA21N
7	HPA24P	GND	HPA23P_CLK	GND

Table 13: SOM40 Connector Pinout (cont'd)

Connector Row/Pin Number	A	B	C	D
8	HPA24N	HPA27	HPA23N	HPA25
9	GND	HPA28	GND	HPA26
10	HDA22	GND	HDA21	GND

SOM40 Signal Names and Descriptions

See the *Zynq UltraScale+ Device Packaging and Pinouts Product Specification User Guide (UG1075)* for further pin descriptions.

Table 14: SOM40 Signal Pins

Pin Number	Pin Type	Signal Name	Signal Description
Connector Row A			
A1		HPA16P_CLK	HPIO on bank 65
A2		HPA16N	HPIO on bank 65
A3		GND	Ground, connect to carrier card ground plane
A4	GC	HPA20_CCP_CLK	HPIO on bank 66
A5	GC	HPA20_CCN	HPIO on bank 66
A6		GND	Ground, connect to carrier card ground plane
A7		HPA24P	HPIO on bank 65
A8		HPA24N	HPIO on bank 65
A9		GND	Ground, connect to carrier card ground plane
A10		HDA22	HDIO on bank 26
B1		GND	Ground, connect to carrier card ground plane
B2		HPA18P	HPIO on bank 65
B3		HPA18N	HPIO on bank 65
B4		GND	Ground, connect to carrier card ground plane
B5		HPA22P	HPIO on bank 65
B6		HPA22N	HPIO on bank 65
B7		GND	Ground, connect to carrier card ground plane
B8		HPA27	HPIO on bank 65
B9		HPA28	HPIO on bank 66
B10		GND	Ground, connect to carrier card ground plane
C1	DBC	HPA15_CCP	HPIO on bank 65
C2	DBC	HPA15_CCN	HPIO on bank 65
C3		GND	Ground, connect to carrier card ground plane
C4		HPA19P	HPIO on bank 65
C5		HPA19N	HPIO on bank 65
C6		GND	Ground, connect to carrier card ground plane
C7		HPA23P_CLK	HPIO on bank 65
C8		HPA23N	HPIO on bank 65

Table 14: SOM40 Signal Pins (cont'd)

Pin Number	Pin Type	Signal Name	Signal Description
C9		GND	Ground, connect to carrier card ground plane
C10		HDA21	HDIO on bank 26
D1		GND	Ground, connect to carrier card ground plane
D2	DBC	HPA17P	HPIO on bank 65
D3	DBC	HPA17N	HPIO on bank 65
D4		GND	Ground, connect to carrier card ground plane
D5	GC	HPA21P_CLK	HPIO on bank 66
D6	GC	HPA21N	HPIO on bank 66
D7		GND	Ground, connect to carrier card ground plane
D8		HPA25	HPIO on bank 65
D9		HPA26	HPIO on bank 65
D10		GND	Ground, connect to carrier card ground plane

Functional Signal Descriptions

Sideband Signals

The sideband signals consist of power, processor, and configuration signals. V_{CCO} for sideband signals is 1.80V.

- **JTAG:** The JTAG signals JTAG_TCK_C2M, JTAG_TMS_C2M, JTAG_TDI_C2M, and JTAG_TDO_M2C connect to the SOM Zynq UltraScale+ MPSoC JTAG port.
- **PS_REF_CLK:** The PS_REF_CLK input is connected to a 33.33 MHz oscillator.
- **PS_PAD_I/O:** The PS RTC inputs are connected to a 32.768 kHz crystal.
- **I2C:** The I2C signals I2C_SCK and I2C_SDA connect to an I2C master on MIO bank 500 of the SOM Zynq UltraScale+ MPSoC. The I2C I/O standard is 1.8V.
- **PS_MODE[3:0]:** The connector PS_MODE[3:0] pins connect to the SOM Zynq UltraScale+ MPSoC PS_MODE pins. All mode pins are pulled High to 1.8V through a resistor on the SOM. The carrier card boot mode is required to set the PS_MODE pins to a valid boot mode as defined in the *Zynq UltraScale+ Device Technical Reference Manual (UG1085)*. To configure a PS_MODE pin to a logic 1, the pin must be left floating, to configure a logic 0, the PS_MODE pin must be connected to GND with a 0Ω resistor.
- **PS_POR_L:** During power up, a voltage monitor keeps PS_POR_L asserted (Low) until all SOM power rails are stabilized. Afterward, PS_POR_L is released and the boot process starts. A carrier card can use PS_POR_L to reset any on-board devices. The carrier card can also force PS_POR_L Low to extend the reset during power on. At any time, the carrier card can use PS_POR_L to reset the system or extend the boot process. A proper shutdown sequence is recommended before resetting the system. The PS_POR_L signal drives the PS_POR_B signal on Zynq UltraScale+ MPSoC. This signal is pulled up to 1.8V through a 4.70 KΩ resistor on the SOM.
- **PS_SRST_C2M_L:** The PS_SRST_C2M_L pin connects to PS_SRST_B signal on the SOM Zynq UltraScale+ MPSoC. PS_SRST_B input signal to the Zynq UltraScale+ MPSoC is the system reset signal, and it is commonly used during debug. PS_SRST_C2M_L is pulled High to 1.8V on the SOM.

Power Management Signals

- **PWROFF_C2M_L:**

- PWROFF_C2M_L is an active-Low signal to power down the SOM and pulled High to the +5V SOM input power rail.
- When PWROFF_C2M_L is asserted, the SOM power regulators perform a full-power shutdown of the device following the correct regulator power-down sequence. This signal does not alert application software to the power shutdown.
- Upon deassertion of PWROFF_C2M_L, the SOM power regulators initiate a power-on sequence.

Note: Asserting PWROFF_C2M_L does not perform a software shutdown or notify the system of the shutdown. The power regulators start to power down instantly. Use the MIO31_PMU_GPI pin and PMU functionality to initiate a software shutdown.

- **PWRGD_LPD_M2C:** PWRGD_LPD_M2C is an active-High push-pull output signal from the SOM power system that indicates the power status of all SOM PS low-power domain (LPD) rails. PWRGD_LPD_M2C is pulled Low when inactive. When active, it sources the 5.0V rail on the SOM. A carrier card can use this signal to monitor LPD status.
- **PWRGD_FPD_M2C:** PWRGD_FPD_M2C is an active-High push-pull output signal from the SOM power system that indicates the power status of all SOM PS full-power domain (FPD) rails. PWRGD_FPD_M2C is pulled Low when inactive. When active, it sources the 5.0V rail on the SOM. A carrier card can use this signal to monitor FPD status.

Note: The K24 SOM does not have split rails for LPD and FPD. PWRGD_LPD_M2C and PWRGD_FPD_M2C are tied together on the SOM.

- **PWRGD_PL_M2C:** PWRGD_PL_M2C is an active-High push-pull output signal from the SOM power system that indicates the power status of all SOM PL power rails. PWRGD_PL_M2C is pulled Low when inactive. When active, it sources the 5.0V rail on the SOM. A carrier card can use this signal to monitor PL power status.
- **VCCOEN_PS_M2C:** VCCOEN_PS_M2C is an active-High push-pull output signal from the SOM power system to enable the PS V_{CCO} rails that are supplied by the carrier card. VCCOEV_PS_M2C is pulled Low when inactive. When active, it sources the 5.0V rail on the SOM. A carrier card can use this signal as an indication to turn power on for all PS peripherals.
- **VCCOEN_PL_M2C:** VCCOEN_PL_M2C is an active-High push-pull output signal from the SOM power system to enable the PL V_{CCO} rails that are supplied by the carrier card. VCCOEN_PL_M2C is pulled Low when inactive. When active, it sources the 5.0V rail on the SOM. A carrier card can use this signal as an indication to turn power on for all PL peripherals.

MIO Banks

- MIO banks 501 and 502 signals are accessible through the SOM240_1 connector.
- MIO bank 501 contains the MIO[51:26] pins.

Note: The MIO[34:32] pins of bank 501 are reserved for the MPSoC PMU processor for power management functions, they are not connected to the SOM240_1 connector.

- MIO bank 502 contains the MIO[77:52] pins.
- The maximum data rate supported on MIO signals is 250 Mb/s.

A carrier card is not required to deliver V_{CCO} to the MIO banks. The V_{CCO} for MIO banks 501 and 502 is fixed at 1.8V and is supplied by the K24 SOM.

Platform Management Unit Signals

- The platform management unit (PMU) processor supports up to twelve GPIO pins that are configurable within MIO bank 501. MIO[31:26] can be configured as PMU inputs, and MIO[37:35] can be configured as PMU outputs.

Note: MIO[34:32] are reserved on the K24 SOM for power management functions.

- The PMU GPIOs are used for a variety of critical systems functions like watchdog timers and power management related signals.
- When not used by the PMU, these signals can be used as regular MIO pins.

PS-GTR Transceivers

- PS-GTR transceivers are accessible through the SOM240_1 connector.
- GTR_DP[3:0]_M2C_P/N pins are transmit signals from the MPSoC.
- GTR_DP[3:0]_C2M_P/N pins are receive signals to the MPSoC.
- GTR_REFCLK[3:0]_P/N pins are REFCLKs inputs to the MPSoC.
- PS-GTR transceivers support a maximum transfer rate of 6 Gb/s over each lane.
- The carrier cards must supply the appropriate clock signals as required by the application.
- The PS-GTR transceivers support the following protocols:
 - PCIe Gen1/2
 - Serial ATA (SATA) 3.1
 - USB 3.0
 - DisplayPort 1.2
 - 10M/100M/1G Ethernet MAC (GEM)

HPIO: HPA Banks

This section describes the high-performance I/O (HPIO) banks. The HPIO bank HPA (bank 65, bank 66) is accessible through both the SOM240_1 and SOM40 connectors.

- Most signals in the HPIO banks are routed as differential pairs. The HPIO bank has a separate differential global clock input, namely HPA_CLK0_P/N.
- The maximum data rate supported on HPIO signals is 2.5 Gb/s.
- V_{CCO} for the HPA bank is supplied by the carrier card through the V_{CCO_HPA} pins.

HPIO bank connections are listed in the following table.

Table 15: HPIO Bank Connections

HPIO Bank	Connector	HPIO Signals	Clock-capable Pins	V _{CCO}
HPA bank 65, HPA bank 66	SOM240_1	HPA[24:00]_P/N, HPA[25:28], HPA_CLK0_P/N	HPA_CLK0_P/N	VCCO_HPA

HDIO: HDA Bank

This section describes the high-density I/O (HDIO) bank. The HDIO bank HDA (bank 26) is accessible through both the SOM240_1 and SOM40 connectors.

- The HDA bank supports 23 single-ended signals HDA[22:0]. Three signals (HDA00_CC, HDA08_CC, and HDA16_CC) are clock-capable inputs available on the MPSoC.
- The maximum data rate supported on HDIO signals is 250 Mb/s.
- V_{CCO} for the HDA bank is supplied by the carrier card through the VCCO_HDA pin.

HDIO bank connections are listed in the following table.

Table 16: HDIO Bank Connections

HDIO Bank	Connector	HDIO Signals	Clock-capable Pins	V _{CCO}
HDA bank 26	SOM240_1, SOM40	HDA[22:00]	HDA00, HDA08, HDA16	VCCO_HDA

Power Management and Sequencing

The main power supply for the K24 SOM is a single +5V power rail that is supplied by the carrier card. The V_{CCO} power rails for the PL HPIO and HDIO banks are also powered by the carrier card. The carrier card can also supply an external battery power rail to the VCC_BATT pin for RTC battery-backup power.

SOM Connector Power Pins

The following table lists all power rails required for the proper operation of the K24 SOM. The carrier card designed for your application should provide these power rails based on the required peripheral I/O voltage. These supplies must be intentionally sequenced as outlined in the [Power Sequencing](#) section. Connect the VCCO pins of unused banks together and to the same potential (GND or a valid V_{CCO} voltage).

Table 17: SOM Power Rails

Power Rail Name	Supported Voltage Range	Maximum Current	Description
V _{CC_SOM}	5V (4.75V – 5.25V) 50 mV p-p maximum noise	3A	Main power input to the SOM. Supplies power to on-board power regulators. Total of 3A across connectors. SOM consumes a maximum of 2A.
V _{CC_BATT} ¹	1.20 – 1.50V	150 nA – 3650 nA	External battery input for the RTC
V _{CCO_HPA}	1.00V – 1.80V	1.0A	Voltage rail for HPIO bank 65 and bank 66
V _{CCO_HDA}	1.20V – 3.30V	1.0A	Voltage rail for HDIO bank 26

Notes:

1. See *Zynq UltraScale+ MPSoC Data Sheet: DC and AC Switching Characteristics (DS925)* for recommended device conditions when RTC is enabled or disabled.

For the selected I/O type, the supply voltage tolerance at the SOM connector must be within +3%/–2%. For example:

- If an HPIO bank is configured for the LVDS (1.8V) standard, the V_{CCO} at the SOM connector pin must be within 1.764V–1.854V.
- If an HDIO bank is configured for the LVDS₂₅ standard, the V_{CCO} at the SOM connector pin must be within 2.450V–2.575V.

Power Sequencing

The carrier card power management circuit for your application must use the following sequence to power on the K24 SOM. Your carrier card supplies the +5V SOM power rail (V_{CC_SOM}).

1. When the V_{CC_SOM} voltage level is within the specified range, the carrier card deasserts the POWER_OFF_C2M_L signal.
2. The K24 SOM initiates onboard power sequencing.
3. The K24 SOM asserts the VCCOEN_PS_M2C signal, indicating to the carrier card to turn on the supply rails for the PS peripheral devices.
4. The K24 SOM asserts the VCCOEN_PL_M2C signal, indicating to the carrier card to turn on the supply rails for the PL peripheral devices as well as all V_{CCO} rails for the HPIO and HDIO banks.

PL Power Domain Control

The K24 provides a mechanism to dynamically power up or down the PL power domain through the on-board PMU. The PMU controls the power sequence to the on-board PMICs. To change the state of the PL power domain, toggle the MIO33 pin PL_PWR_EN. This pin is pulled up to V_{CC_PS_1V80} through a 4.7K resistor, which facilitates proper boot sequence without the need for a design in the programmable logic. Setting this pin to a logic-Low state sets the PMU to sequence PL power off. After MIO33 is set Low, it can be set to High to power-on the PL.

Refer to [I2C Bus Interface](#) for the I2C address of the PL power domain monitor.

A reference implementation is available in the `som-pwrctl` function of the AMD `xmutil` tool suite available on GitHub under [pwrctl](#).

Software Controlled Power Down

The K24 SOM provides the mechanisms to power down all SOM power rails including the PL power domain from a dedicated pin, carrier board input, and software via the Zynq UltraScale+ MPSoC power management unit (PMU). The MIO34 pin on the Zynq UltraScale+ MPSoC is connected to the power shutdown request of the SOM power sequencer on the board. The power sequencer device sequences down all supplies when it observes a transition from a logic-High to a logic-Low state. On power up, the power sequencer ignores the shutdown request signal until after the POR_B is released. For additional PMU firmware guidance, see the [Kria SOM Wiki](#).

The K24 SOM can also use the PMU-based PL power domain control. See *Zynq UltraScale+ MPSoC: Software Developers Guide (UG1137)* for more information.

Absolute Maximum Specifications

The following tables describe the absolute maximum specifications.

Table 18: Absolute Maximum Ratings

Symbol	Description ^{1, 2}	Min	Max	Units
V _{CC_SOM}	Primary supply voltage for the SOM	-0.500	6.000	V
V _{CCO}	Output drivers supply voltage for HD I/O banks (HDA)	-0.500	3.400	V
	Output drivers supply voltage for HP I/O banks (HPA)	-0.500	2.000	V
V _{IN} ^{3, 4}	I/O input voltage for HD I/O banks	-0.550	V _{CCO} + 0.550	V
	I/O input voltage for HP I/O banks	-0.550	V _{CCO} + 0.550	V
	I/O input voltage for MIO (PS I/O)	-0.550	2.350	V
V _{CC_BATT}	PS battery-backed RAM and battery-backed real-time clock (RTC) supply voltage	-0.500	2.000	V

Notes:

- Stresses beyond those listed under Absolute Maximum Ratings might cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time might affect device reliability.
- For more information on absolute ratings see *Zynq UltraScale+ MPSoC Data Sheet: DC and AC Switching Characteristics (DS925)*.
- The lower absolute voltage specification always applies.
- For I/O operation, see the *UltraScale Architecture SelectIO Resources User Guide (UG571)*.

Vivado Device Model

This chapter specifies where to locate the AMD Vivado™ device model for the Zynq UltraScale+ MPSoC used on a Kria K24C SOM or a Kria K24I SOM.

Commercial Grade (K24C) Specifications

The commercial grade Kria K24C SOM (K24C) uses a standard Zynq UltraScale+ MPSoC with the speed/temperature grade of -2LE (V_{CCINT} = 0.72V). The *Zynq UltraScale+ MPSoC Data Sheet: DC and AC Switching Characteristics (DS925)* lists the specifications for the -2 speed grade when V_{CCINT} = 0.72V that is applicable to the -2LE (V_{CCINT} = 0.72V) devices.

Industrial Grade (K24I) Specifications

The industrial grade Kria K24I SOM (K24I) uses an exclusive Zynq UltraScale+ MPSoC with the speed/temperature grade of -2LI ($V_{CCINT} = 0.72V$). This device is not specified in the *Zynq UltraScale+ MPSoC Data Sheet: DC and AC Switching Characteristics (DS925)*. For some of the Zynq UltraScale+ MPSoC blocks, the -2LI ($V_{CCINT} = 0.72V$) and -2LE ($V_{CCINT} = 0.72V$) have the same switching characteristics. For the switching characteristics of -2LI that are the same as the -2LE, refer to the *Zynq UltraScale+ MPSoC Data Sheet: DC and AC Switching Characteristics (DS925)*. For switching characteristics that are not the same as those in the data sheet and are relevant to the K24I SOM, refer to the following tables.

Table 19: Block RAM and FIFO Switching Characteristics

Symbol	Description	-2LI Speed Grade and Operating Voltage ($V_{CCINT} = 0.72V$)	Units
Maximum Frequency			
$F_{MAX_WF_NC}$	Block RAM (WRITE_FIRST and NO_CHANGE modes)	516	MHz
F_{MAX_RF}	Block RAM (READ_FIRST mode)	495	MHz
F_{MAX_FIFO}	FIFO in all modes without ECC	516	MHz
F_{MAX_ECC}	Block RAM and FIFO in ECC configuration without PIPELINE	460	MHz
	Block RAM and FIFO in ECC configuration with PIPELINE and Block RAM in WRITE_FIRST or NO_CHANGE mode	516	MHz
T_{PW}^1	Minimum pulse width	578	ps
Block RAM and FIFO Clock-to-Out Delays			
T_{RCKO_DO}	Clock CLK to DOUT output (without output register)	1.53	ns, Max
$T_{RCKO_DO_REG}$	Clock CLK to DOUT output (with output register)	0.44	ns, Max

Notes:

- The MMCM and PLL DUTY_CYCLE attribute should be set to 50% to meet the pulse-width requirements at the higher frequencies.

Table 20: DSP48 Slice Switching Characteristics

Symbol	Description	-2LI Speed Grade and Operating Voltage ($V_{CCINT} = 0.72V$) ¹	Units
Maximum Frequency			
F_{MAX}	With all registers used	600	MHz
F_{MAX_PATDET}	With pattern detector	524	MHz
$F_{MAX_MULT_NOMREG}$	Two register multiply without MREG	413	MHz
$F_{MAX_MULT_NOMREG_PATDET}$	Two register multiply without MREG with pattern detect	371	MHz
$F_{MAX_PREADD_NOADREG}$	Without ADREG	423	MHz
$F_{MAX_NOPIPELINEREG}$	Without pipeline registers (MREG, ADREG)	304	MHz
$F_{MAX_NOPIPELINEREG_PATDET}$	Without pipeline registers (MREG, ADREG) with pattern detect	280	MHz

Notes:

- For devices operating at the lower power $V_{CCINT} = 0.72V$ voltages, DSP cascades that cross the clock region center might operate below the specified F_{MAX} .

Device Firmware

The K24 SOM includes two memory devices that are used for nonvolatile storage of firmware and an EEPROM for SOM device configuration information.

Application-agnostic reference implementations of the SOM boot firmware and fixed peripheral board support package (BSP) are made available in the AMD tools and software repositories. The references include:

- First-stage boot loader (FSBL)
- Arm trusted firmware (ATF)
- U-Boot
- Platform management unit (PMU)

The reference implementations through the [Kria SOM PetaLinux BSPs](#) and Yocto are available to use and modify for your unique product implementation.

EEPROM

The K24 SOM EEPROM is pre-programmed during manufacturing and provides device configuration, identification, and manufacturing data. The EEPROM content is protected as a read-only interface and organized per the IPMI specification. See the information on [EEPROM data mapping](#) in the *IPMI Platform Management FRU Information Storage Definition v1.0, Revision 1.3, March 24, 2015*.

The K24 SOM EEPROM includes the IPMI records. See the [Kria SOM EEPROM Design Guide](#).

QSPI

The K24 includes a 512 Mb (64 MB) QSPI flash memory device. It supports interface clock speeds up to 40 MHz, and can be used as the primary boot device for the MPSoC processing subsystem. The QSPI device is left blank during SOM manufacturing.

eMMC

The K24 SOM includes a 32 GB eMMC flash memory device. It supports interface clock speeds up to 50 MHz, and can be used as the primary or secondary boot device for the MPSoC processing subsystem. The eMMC device is left blank during SOM manufacturing.

Mechanical and Thermal

The production K24 SOM is available in both commercial and industrial temperature grades. The thermal considerations of the K24 SOM must be accounted for on both the programmable SoC device and the SOM system. Considering design specific application power consumption, the overall system must be designed within the constraints of the MPSoC junction temperature specification and thermal plate temperature requirements. The following table outlines the temperature constraints. The first temperature specification is defined relative to the junction temperature of the MPSoC, as measured by the integrated System Monitor. The second temperature specification is defined relative to the temperature measurement on the top surface of the

aluminum thermal interface plate. Refer to *Kria K24 SOM Thermal Design Guide (UG1094)* for details on temperature characterization and product thermal solution development. Your design is expected to have a thermal solution connected to the integrated thermal interface plate, this is to maintain the operating temperature within these limits under the operating conditions (i.e., ambient temperature, airflow, etc.) of your system.

Table 21: K24 SOM Specifications

K24 SOM	Operating Temperature
Commercial grade: K24C SOM	0°C to 85°C (as measured at MPSoC junction temperature)
	0°C to 70°C (as measured on the top surface of the aluminum interface plate)
Industrial grade: K24I SOM	-40°C to 100°C (as measured at MPSoC junction temperature)
	-40°C to 85°C (as measured top surface of the aluminum interface plate)

The K24 SOM has an aluminum thermal interface plate. This thermal interface plate makes full contact with all the high-power active components, including the MPSoC, LPDDR4, eMMC, and power regulators. The primary function of the thermal interface plate is to transfer the non-uniform heat distribution of the module that is generated on the PCB assembly to the thermal interface plate, making the heat flux more uniform and spread over a larger surface area. This allows for more efficient heat transfer out of the package to an attached cooling device and simplifies thermal design. The user-defined system cooling solutions should be designed to directly attach to the thermal interface plate.

Figure 3: K24 SOM



X27913-032223

★ IMPORTANT! *The thermal solution on your system must provide adequate cooling to maintain all the components on the PCB (including the K24 SOM) at below the maximum temperature specifications as detailed in [Table 21: K24 SOM Specifications](#).*


K24 SOM Mechanical Dimensions

The following table and figures define the mechanical specifications of the SOM. The following mechanical drawing provides the detailed dimensions of the SOM.

Table 22: SOM Mechanical Specifications

Parameter	Specification
SOM length	60 mm
SOM width	41.3 mm
SOM height (without a thermal solution)	11.4 mm
Mass	49 grams

Figure 4: SOM Dimensions



Notes:


1. All dimensions in mm.
2. Mass: 49g.
3. *M3(4x) holes are reserved for customer's cooling installation.
4. Tolerance unless specified otherwise: ± 0.13 mm.

X28308-011425

The SOM 3D CAD files are available for your platform or carrier design reference. These files are design aides in your cooling mechanical design, system assembly interference and clearance reviews, and board-to-board (B2B) connector placement alignment checks.


SOM PCB Assembly

Figure 5: Top PCBA Views



X28471-082523

Figure 6: Bottom PCBA Views



Thermal

Operating Environment and Storage Temperature Conditions

The following table defines the temperature and humidity conditions for device operation and storage.

Table 23: Operating Environment and Storage Temperatures and Humidity Conditions

Specification	Condition
Operating environment temperature	Use case dependent, see the <i>Kria K24 SOM Thermal Design Guide (UG1094)</i>
Storage temperature: C-grade	0°C to 70°C
Storage temperature: I-grade	-40°C to 85°C
Operating humidity, non-condensing	8% to 90%, and a dew point of -12°C
Storage humidity, non-condensing	5% to 95%

Thermal Design

The K24 SOM is built with a thermal interface plate that for most deployed applications is not a full thermal solution. It is your responsibility to integrate the SOM into a system-level thermal solution that can dissipate the application-specific thermal load of the SOM while maintaining it within specified temperature limits. The *Kria K24 SOM Thermal Design Guide (UG1094)* and the Power Design Manager (PDM) tool (download at www.amd.com/power) support the integration of the SOM into your application system thermal and mechanical solutions including thermal modeling and detailed design specifications.

K24 Reliability

The following table captures a summary of the reliability testing completed on the K24 SOM. All reliability testing was done with the production SOM assembly inclusive of the circuit card assembly and aluminum thermal interface plate. For the full K24 SOM reliability and qualification report request access to the [Kria SOM Qualification Report Lounge](#).

Table 24: Reliability Testing

Reliability Test	K24C SOM (Commercial)	K24I SOM (Industrial)
Temperature cycling	JESD22-A104, Condition J (0°C to 100°C)	JESD22-A104, Condition T (-40°C to 100°C)
Power cycling	Ta = 65°C, RH = 80%; 55 min ON, 5 min OFF	Ta = 75°C, RH = 80%; 55 min ON, 5 min OFF
Strife power cycling	Power cycling, 0°C; 1 min ON, 1 min OFF	Power cycling, -40°C; 1 min ON, 1 min OFF
Temperature and humidity	Ta = 85°C, RH = 85%	Ta = 85°C, RH = 85%
Sinusoidal Vibration	IEC 60028-2-6, 1 Gpk	IEC 60028-2-6, 5 Gpk
Mechanical vibration	IEC 60068-2-64, 1.9 Grms	IEC 60068-2-64, 5.04 Grms
Mechanical shock	IEC 60068-2-27, 40 G	JESD22-B110, 100 G
Connector insertion life	Room temperature for both the SOM240_1 and SOM40 connectors	Room temperature for both the SOM240_1 and SOM40 connectors

Notes:

1. Samtec has performed connector level testing following EIA-364-09C, while AMD has performed mechanical wellness testing of the bond between the PCB and the mating connector. Refer to the [Samtec website](#) for more information on connector reliability specifications.

Regulatory Compliance Statements

Safety

The following safety standards apply to all products listed in this document.

IEC 62368-1, 2nd Edition, 2014/A11:2017, *Information technology equipment – Safety, Part 1: General requirements*

EN 62368-1, 2nd Edition, 2014/A11:2017, *Information technology equipment – Safety, Part 1: General requirements*

FCC Class A Products

The following is a list of the products covered by this data sheet:

- SM-K24-XCL2GC
- SM-K24-XCL2GI

Regulatory Compliance Statements are valid for the production version of the K24 SOM.

Safety Compliance

The following safety standards apply to all products listed in this document.

UL 62368-1, 2nd Edition, 2014/A11:2017 (Information Technology Equipment - Safety - Part 1: General Requirements)

UL 62368-1, 2nd Edition, 2014-12-01, *Information technology equipment – Safety, Part 1: General requirements*

CSA C22.2 No. 60950-1-07, 2nd Edition, 2014/A11:2017 (Information Technology Equipment - Safety - Part 1: General Requirements)

CSA C22.2 No. 62368-1-14, 2nd Edition, 2014-12-01, *Information Technology Equipment – Safety, Part 1: General Requirements*

EU LVD Directive 2014/35/EU

EN/IEC-62368-12014/A11:2017

EN 62368-1, 2nd Edition, 2014/A11:2017, *Information technology equipment – Safety, Part 1: General requirements*

IEC 62368-1, 2nd Edition, 2014/A11:2017, *Information technology equipment – Safety, Part 1: General requirements*

EMC Compliance

Class A Products

The following standards apply:

- FCC Part 15 – Radiated & Conducted Emissions (USA)
- CAN ICES-3(A)/NMB-3(A) – Radiated & Conducted Emissions (Canada)
- CISPR 32 – Radiated & Conducted Emissions (International)
- EN55032: 2015 – Radiated & Conducted Emissions (European Union)
- EN55035:2017 – Immunity (European Union)
- EMC Directive 2014/30/EU
- VCCI (Class A)– Radiated & Conducted Emissions (Japan)
- CNS 15663 - RoHS (Taiwan)
- AS/NZS CISPR 32 – Radiated and Conducted Emissions (Australia/New Zealand)
- Article 58-2 of Radio Waves Act, Clause 3 (Korea)

Regulatory Compliance Markings

When required, these products are provided with the following product certification markings:

- UL Listed Accessories Mark for the USA and Canada
- CE mark
- UKCA mark
- FCC markings
- VCCI marking
- Australian RCM mark
- Korea MSIP mark
- Taiwan BSMI mark

FCC Class A User Information

The Class A products listed above comply with Part 15 of the FCC Rules. Operation is subject to the following two conditions:

1. This device may not cause harmful interference.
2. This device must accept any interference received, including interference that may cause undesired operation.

CAUTION! *This equipment has been tested and found to comply with the limits for a Class A digital device, pursuant to Part 15 of the FCC rules. These limits are designed to provide reasonable protection against harmful interference when the equipment is operated in a commercial environment. This equipment generates, uses, and can radiate radio frequency energy and, if not installed and used in accordance with the instructions, may cause harmful interference to radio communications. Operation of this equipment in a residential area is likely to cause harmful interference, in which case the user will be required to correct the interference at their own expense.*

ATTENTION! *Cet équipement a été testé et jugé conforme à la Class A digital device, conformément à la règle 15 du standard FCC. Ces limites sont conçues pour fournir des protections contre des interférences nuisibles lorsque l'équipement est utilisé dans un environnement commercial. Cet équipement génère, utilise et peut émettre des énergies de radio-fréquence et, s'il n'est pas installé et utilisé conformément aux instructions, peut nuire aux communications radio. L'exploitation de cet équipement dans une zone résidentielle est susceptible de causer des interférences nuisibles, auquel cas l'utilisateur peut être tenu de prendre des mesures adéquates à ses propres frais.*

VORSICHT! *Dieses Gerät wurde getestet und entspricht den Grenzwerten für digitale Geräte der Klasse A gemäß Teil 15 der FCC-Bestimmungen. Diese Grenzwerte bieten einen angemessenen Schutz gegen schädliche Interferenzen, wenn das Gerät in einer gewerblichen Umgebung betrieben wird. Dieses Gerät erzeugt und verwendet Hochfrequenzenergie und kann diese abstrahlen. Wenn es nicht gemäß den Anweisungen installiert und verwendet wird, kann dies Funkstörungen verursachen. Der Betrieb dieses Geräts in einem Wohngebiet kann schädliche Interferenzen verursachen. In diesem Fall muss der Benutzer die Interferenz auf eigene Kosten beheben.*

CAUTION! *If the device is changed or modified without permission from AMD, the user may void their authority to operate the equipment.*

ATTENTION! *Si l'appareil est modifié sans l'autorisation d'AMD, l'utilisateur peut annuler son ability à utiliser l'équipement.*

VORSICHT! *Wenn das Gerät ohne Erlaubnis von AMD geändert wird, kann der Benutzer seine Berechtigung zum Betrieb des Geräts verlieren.*

Canadian Compliance (Industry Canada)

CAN ICES-3(A)/NMB-3(A)

RoHS Compliance

- RoHS Directive 2011/65/EU
- RoHS 3 Directive 2015/863
- SJ/T 11363-2006, 11364-2006, and GB/T 26572-2011 (China RoHS)

VCCI Class A Statement

この装置は、クラス A 情報技術装置です。この装置を家庭環境で使用すると電波妨害を引き起こすことがあります。この場合には使用者が適切な対策を構ずるよう要求されることがあります。

VCCI-A

KCC Notice Class A (Republic of Korea Only)

<p>A급 기기 (업무용 방송통신기기)</p> <p>CLASS A device (commercial broadcasting and communication equipment)</p>	<p>이 기기는 업무용(A급)으로 전자파적합등록을 한 기기이오니 판매자 또는 사용자는 이 점을 주의하시기 바라며, 가정외의 지역에서 사용하는 것을 목적으로 합니다.</p> <p>This device has been approved by EMC registration. Distributors or users pay attention to this point. This device is usually aimed to be used in other area except at home</p>
--	---

EU WEEE Logo



Manufacturer Declaration European Community



Manufacturer Declaration

Xilinx declares that the equipment described in this document is in conformance with the requirements of the European Council Directives listed below:

- EMC Directive 2014/30/EU
- RoHS 3 Directive 2011/65/EU, 2015/863
- China RoHS Declaration: Standards SJ/T 11363-2006, 11364-2006, and GB/T 26572-2011
- REACH Regulation 1907/2006

- POP Regulation 2019/1021

These products follow the provisions of the European Directive 2014/53/EU.

Dette produkt er i overensstemmelse med det europæiske direktiv 2014/53/EU.

Dit product is in navolging van de bepalingen van Europees Directief 2014/53/EU.

Tämä tuote noudattaa EU-direktiivin 2014/53/EU määräyksiä.

Ce produit est conforme aux exigences de la Directive Européenne 2014/53/EU.

Dieses Produkt entspricht den Bestimmungen der Europäischen Richtlinie 2014/53/EU.

Þessi vara stenst reglugerð Evrópska Efnahags Bandalagsins númer 2014/53/EU.

Questo prodotto è conforme alla Direttiva Europea 2014/53/EU.

Dette produktet er i henhold til bestemmelsene i det europeiske direktivet 2014/53/EU.

Este produto cumpre com as normas da Diretiva Europeia 2014/53/EU.

Este producto cumple con las normas del Directivo Europeo 2014/53/EU.

Denna produkt har tillverkats i enlighet med EG-direktiv 2014/53/EU.

EN 55032 (CISPR 32 Class A) RF Emissions Control

EN 55035:2017 (CISPR 35) Electromagnetic compatibility of multimedia equipment – Immunity requirements

EN 62368-1, 2nd Edition, 2014/A11:2017 *Information technology equipment – Safety, Part 1: General Requirements*

EN 50581:2012 - Technical documentation for the assessment of electrical and electronic products with respect to the restriction of hazardous substances.

 **CAUTION!** *In a domestic environment, Class A products could cause radio interference, in which case the user may be required to take adequate measures.*

 **ATTENTION!** *Dans un environnement domestique, les produits de Classe A peuvent causer des interférences radio, auquel cas l'utilisateur peut être tenu de prendre des mesures adéquates.*

 **VORSICHT!** *In einer häuslichen Umgebung können Produkte der Klasse A Funkstörungen verursachen. In diesem Fall muss der Benutzer möglicherweise geeignete Maßnahmen ergreifen.*

Responsible Party

Xilinx, Inc.

2100 Logic Drive, San Jose, CA 95124

United States of America

Phone: (408) 559-7778

References

These documents provide supplemental material useful with this guide:

1. Power Design Manager (PDM) tool (download at www.amd.com/power)
2. *Kria SOM Carrier Card Design Guide* ([UG1091](#))
3. *Zynq UltraScale+ Device Technical Reference Manual* ([UG1085](#))
4. *Zynq UltraScale+ Device Packaging and Pinouts Product Specification User Guide* ([UG1075](#))
5. *UltraScale Architecture and Product Data Sheet: Overview* ([DS890](#))
6. *Zynq UltraScale+ MPSoC Data Sheet: DC and AC Switching Characteristics* ([DS925](#))
7. *UltraScale Architecture SelectIO Resources User Guide* ([UG571](#))
8. *UltraScale Architecture PCB Design User Guide* ([UG583](#))
9. *Zynq UltraScale+ MPSoC: Software Developers Guide* ([UG1137](#))
10. *Kria SOM K24 - Known Issues and Release Notes Master Answer Record*

Revision History

The following table shows the revision history for this document.

Section	Revision Summary
5/22/2025 Version 1.2	
Table 5: PL Resources	Added CMTs and GTH transceivers.
Signal Naming Conventions	Updated description of _P and _N to be for PS-GTR.
Sideband Signals	Updated the PS_POR_L description.
Table 17: SOM Power Rails	Lowered V _{CC_SOM} maximum current to 3A (from 4A) and updated description.
Figure 4: SOM Dimensions	Updated the hole dimension to M2.5(4x) in the top view.
K24 Reliability	Updated the mechanical shock to Table 24: Reliability Testing to JESD22-B110.
BSMI Class A Notice (Taiwan)	Removed because the SOM is exempt.
EMC Compliance	Under Class A removed CNS13438 – Radiated & Conducted Emissions (Taiwan) because it is not required.
Manufacturer Declaration European Community	Removed low-voltage directive 2014/35/EU because it is not required.
3/29/2023 Version 1.1	
Signal Naming Conventions	Added convention update to Table 9: Legend for Connector Pinouts .
SOM240_1 Connector Pinout	Updated pin names.
SOM40 Connector Pinout	Updated the _CLK pin names.
Absolute Maximum Specifications	Removed duplicate storage temperature see Table 23: Operating Environment and Storage Temperatures and Humidity Conditions .
Table 21: K24 SOM Specifications	Added the industrial temperature range.
Thermal	Updated storage temperature in Table 23: Operating Environment and Storage Temperatures and Humidity Conditions
K24 Reliability	Added industrial reliability testing to table.

Section	Revision Summary
9/19/2023 Version 1.0	
Initial release.	N/A

Please Read: Important Legal Notices

The information presented in this document is for informational purposes only and may contain technical inaccuracies, omissions, and typographical errors. The information contained herein is subject to change and may be rendered inaccurate for many reasons, including but not limited to product and roadmap changes, component and motherboard version changes, new model and/or product releases, product differences between differing manufacturers, software changes, BIOS flashes, firmware upgrades, or the like. Any computer system has risks of security vulnerabilities that cannot be completely prevented or mitigated. AMD assumes no obligation to update or otherwise correct or revise this information. However, AMD reserves the right to revise this information and to make changes from time to time to the content hereof without obligation of AMD to notify any person of such revisions or changes. THIS INFORMATION IS PROVIDED "AS IS." AMD MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE CONTENTS HEREOF AND ASSUMES NO RESPONSIBILITY FOR ANY INACCURACIES, ERRORS, OR OMISSIONS THAT MAY APPEAR IN THIS INFORMATION. AMD SPECIFICALLY DISCLAIMS ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, OR FITNESS FOR ANY PARTICULAR PURPOSE. IN NO EVENT WILL AMD BE LIABLE TO ANY PERSON FOR ANY RELIANCE, DIRECT, INDIRECT, SPECIAL, OR OTHER CONSEQUENTIAL DAMAGES ARISING FROM THE USE OF ANY INFORMATION CONTAINED HEREIN, EVEN IF AMD IS EXPRESSLY ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

AUTOMOTIVE APPLICATIONS DISCLAIMER

AUTOMOTIVE PRODUCTS (IDENTIFIED AS "XA" IN THE PART NUMBER) ARE NOT WARRANTED FOR USE IN THE DEPLOYMENT OF AIRBAGS OR FOR USE IN APPLICATIONS THAT AFFECT CONTROL OF A VEHICLE ("SAFETY APPLICATION") UNLESS THERE IS A SAFETY CONCEPT OR REDUNDANCY FEATURE CONSISTENT WITH THE ISO 26262 AUTOMOTIVE SAFETY STANDARD ("SAFETY DESIGN"). CUSTOMER SHALL, PRIOR TO USING OR DISTRIBUTING ANY SYSTEMS THAT INCORPORATE PRODUCTS, THOROUGHLY TEST SUCH SYSTEMS FOR SAFETY PURPOSES. USE OF PRODUCTS IN A SAFETY APPLICATION WITHOUT A SAFETY DESIGN IS FULLY AT THE RISK OF CUSTOMER, SUBJECT ONLY TO APPLICABLE LAWS AND REGULATIONS GOVERNING LIMITATIONS ON PRODUCT LIABILITY.

Copyright

© Copyright 2023–2025 Advanced Micro Devices, Inc. AMD, the AMD Arrow logo, Kria, UltraScale, UltraScale+, Vivado, Zynq, and combinations thereof are trademarks of Advanced Micro Devices, Inc. AMBA, AMBA Designer, Arm, ARM1176JZ-S, CoreSight, Cortex, PrimeCell, Mali, and MPCore are trademarks of Arm Limited in the US and/or elsewhere. PCI, PCIe, and PCI Express are trademarks of PCI-SIG and used under license. Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.